Advanced Hardware Implementations of SHA-2 for Innovative Applications
Explore the advanced hardware implementations of SHA-2 for emerging innovative applications, focusing on performance and efficiency. Raffaele Martino, under the guidance of Prof. Alessandro Cilardo, presents insights into improving algorithms and employing FPGA for Bitcoin mining. Achievements include conference paper publication and language certification in Advanced English. Future goals include research activities, journal publications, and a period abroad.
Download Presentation
Please find below an Image/Link to download the presentation.
The content on the website is provided AS IS for your information and personal use only. It may not be sold, licensed, or shared on other websites without obtaining consent from the author. If you encounter any issues during the download, it is possible that the publisher has removed the file from their server.
You are allowed to download the files provided on this website for personal or commercial use, subject to the condition that they are used lawfully. All files are the property of their respective owners.
The content on the website is provided AS IS for your information and personal use only. It may not be sold, licensed, or shared on other websites without obtaining consent from the author.
E N D
Presentation Transcript
Raffaele Martino Tutor: prof. Alessandro Cilardo XXXII Cycle - I year presentation Advanced Hardware Implementations of SHA-2 for Emerging Innovative Applications
Background Master s Degree in Computer Engineering in 2016, magna cum laude Ph.D. student within the SECLAB group No fellowship Collaboration from March to June 2017 with CINI within an H2020 project For details and products of this collaboration see the TRAR Raffaele Martino 2
Problem Formulation Hash algorithms are a fundamental building block of a number of secure applications Traditional: secure transport layer (HMAC), digital signatures Innovative: blockchain (Bitcoin mining) Innovative applications put higher and higher demands on the hashing component Performance Power Efficency Hardware Implementations FPGA SoCs with PL Raffaele Martino 3
Algorithm Improvements Implementation level Exploit the most advanced circuit design techniques Technological level Fit the best the characteristic of the specific FPGA Raffaele Martino 4
Bitcoin-specific Improvements Current Bitcoin FPGA (and ASIC) miners employ standard designs for SHA Improvements of the SHA-256 design Stand-alone miner on a SoCs with PL The processor can be used also for some algorithm optimizations In Bitcoin mining, a large part of the input is fixed or slowly variable Hard-code some values Optimizations for slowly-variable values Use of collision attacks Raffaele Martino 5
I Year Results Fulfilled study obligations 1 conference paper published Language Certification obtained Certificate in Advanced English, passed with Grade A, CEFR level C2, 1st December 2017 Raffaele Martino 6
Next years Focus on research activity Journal publication(s) expected to be at the very least in preparation by the end of II Year Period abroad expected to occur during III Year Raffaele Martino 7
