Analog Circuit Design with Low-Voltage Cascode Current Mirrors
Explore the design challenges and specifications of low-voltage cascode current mirrors in analog circuit design. Learn about input/output voltage requirements, resistance values, current gains, transistor characteristics, and design problems. Dive into the detailed analysis of cascode current mirrors for efficient circuit performance.
Download Presentation
Please find below an Image/Link to download the presentation.
The content on the website is provided AS IS for your information and personal use only. It may not be sold, licensed, or shared on other websites without obtaining consent from the author. If you encounter any issues during the download, it is possible that the publisher has removed the file from their server.
You are allowed to download the files provided on this website for personal or commercial use, subject to the condition that they are used lawfully. All files are the property of their respective owners.
The content on the website is provided AS IS for your information and personal use only. It may not be sold, licensed, or shared on other websites without obtaining consent from the author.
E N D
Presentation Transcript
INEL 5265 Current Mirrors 3/19/2025 Last Lecture Current Mirrors Chp. #4 Cascode Current Mirror Low-Voltage Cascode Current Mirror Self-Biased Cascode Current Mirror Design Problem Design specifications input voltage output voltage input resistance output resistance current gain Vt& K Mismatch ??? ?? ? ? ? ? ??= ?? ?? = Analog Circuit Design
INEL 5265 Current Mirrors 3/19/2025 Low-Voltage Current Mirrors VDD Iout Iout Iin Iref Iin Vb M4 Vb M4 M3 M3 M1 M2 M1 M2 2 Analog Circuit Design
INEL 5265 Current Mirrors 3/19/2025 Low-Voltage Current Mirrors VDD VDD Iref Iout Iref Iin Iin M3 M4 Vb M3 M4 M1 M2 M1 M2 3 Analog Circuit Design
INEL 5265 Current Mirrors 3/19/2025 Problem #1 Vdd Vdd M10 M11 Vdd=3.3V M12 Vdd Vb Vdd M13 Iref Vdd Vout Iout Iref Vx Vy Vin M8 M4 M3 Ibias M9 Rbias M1 M7 Ibias M2 M6 M5 4 Analog Circuit Design
INEL 5265 Current Mirrors 3/19/2025 Problem #1 Cascode CM - pMOS Vdd Vdd M10 M11 Cascode Bias Vdd=3.3V M12 Cascode CM- nMOS Vdd Vb Vdd M13 Iref Vdd Vout Iout Iref Vx Vy Vin M8 M4 M3 Amplifier CS-> CD Ibias M9 Rbias M1 M7 Ibias M2 M6 M5 CM- nMOS 5 Analog Circuit Design
INEL 5265 Current Mirrors 3/19/2025 Problem #1 -a Design Rbias and transistors M1-5 such that Iref=[0-20]uA Iout/Iref=3 Vy(min)<0.4V Vx(max)<0.8V Vdd Vdd M10 M11 Vdd=3.3V M12 Vdd Vb Vdd M13 Iref Vdd Vout Iout Iref Vx Vy Vin M8 M4 M3 Ibias M9 Rbias M1 M7 Ibias M2 M6 M5 6 Analog Circuit Design
