
Complex Power Distribution Interconnect Example Figures
Explore detailed figures and diagrams illustrating complex power distribution and interconnect configurations. This content showcases pin, signal, and model names along with terminal arrangements for efficient system integration.
Download Presentation

Please find below an Image/Link to download the presentation.
The content on the website is provided AS IS for your information and personal use only. It may not be sold, licensed, or shared on other websites without obtaining consent from the author. If you encounter any issues during the download, it is possible that the publisher has removed the file from their server.
You are allowed to download the files provided on this website for personal or commercial use, subject to the condition that they are used lawfully. All files are the property of their respective owners.
The content on the website is provided AS IS for your information and personal use only. It may not be sold, licensed, or shared on other websites without obtaining consent from the author.
E N D
Presentation Transcript
Example Figures for Interconnect BIRD 9 Dec 2015
[Pin] signal_name model_name A1 DQ1 A2 DQ2 A3 DQ3 D1 DQS+ D2 DQS- P1 VDD P2 VDD P3 VDD P4 VDD P5 VDD G1 VSS G2 VSS G3 VSS G4 VSS | Full Package/Die Model Complex Power Distribution Number_of_Terminals 29 1 Pin_I/O Pin_name A1 | DQ1 2 Pin_I/O Pin_name A2 | DQ2 3 Pin_I/O Pin_name A3 | DQ3 4 Pin_I/O Pin_name D1 | DQS+ 5 Pin_I/O Pin_name D2 | DQS- 6 Pin_I/O Pin_name P1 | VDD 7 Pin_I/O Pin_name P2 | VDD 8 Pin_I/O Pin_name P3 | VDD 9 Pin_I/O Pin_name P4 | VDD 10 Pin_Rail Pin_name P5 | VDD 11 Pin_Rail Pin_name G1 | VSS 12 Pin_Rail Pin_name G2 | VSS 13 Pin_Rail Pin_name G3 | VSS 14 Pin_Rail Pin_name G4 | VSS 15 Buffer_I/O Pin_name A1 | DQ1 16 Buffer_I/O Pin_name A2 | DQ2 17 Buffer_I/O Pin_name A3 | DQ3 18 Buffer_I/O Pin_name D1 | DQS+ 19 Buffer_I/O Pin_name D2 | DQS- 20 PUref Pin_name A1 | DQ1 21 PUref Pin_name A2 | DQ2 22 PUref Pin_name A3 | DQ3 23 PUref Pin_name D1 | DQS+ 24 PUref Pin_name D2 | DQS- 25 PDref Pin_name A1 | DQ1 26 PDref Pin_name A2 | DQ2 27 PDref Pin_name A3 | DQ3 28 PDref Pin_name D1 | DQS+ 29 PDref Pin_name D1 | DQS+ R_pin L_pin C_pin DQ DQ DQ DQS DQS POWER POWER POWER POWER POWER GND GND GND GND DQ DQ DQ DQS DQS POWER POWER POWER POWER POWER GND GND GND GND DQ DQ DQ DQS DQS DQ DQ DQ DQS DQS DQ DQ DQ DQS DQS InterconnectBIRD_26 page 13-14 example 1 | Full Package/Die Model Complex Power Distribution
1 DQ1 2 DQ2 3 DQ3 4 DQS+ 5 DQS- 6 VDD 7 VDD 8 VDD 9 VDD 10 VDD 11 VSS 12 VSS 13 VSS 14 VSS 20 15 DQ1 25 21 DQ2 16 26 22 DQ3 17 27 23 DQS+ 18 28 24 19 DQS- 29 InterconnectBIRD_26 page 13-14 example 1 | Full Package/Die Model Complex Power Distribution
PU(A1) 20 1 2 3 4 5 6 7 8 9 A1 A2 A3 D1 D2 P1 P2 P3 P4 P5 G1 G2 G3 G4 A1 15 25 PD(A1) PU(A2) 21 A2 16 26 PD(A2) PU(A3) 10 11 12 13 14 22 A3 17 27 PD(A3) PU(D1) 23 D1 18 28 PD(D1) PU(D2) 24 D2 19 29 PD(D2) InterconnectBIRD_26 page 13-14 example 1 | Full Package/Die Model Complex Power Distribution