Cutting-Edge Chip Development in 65nm
Delve into the world of advanced chip development with a focus on layout experience in 65nm technology. Explore different solutions, testing scenarios, and the integration of analogue buffers to enhance the understanding of analogue front-end technologies. Get insights into upcoming projects, strategies, and collaborations with leading entities like CERN and TSMC.
Download Presentation
Please find below an Image/Link to download the presentation.
The content on the website is provided AS IS for your information and personal use only. It may not be sold, licensed, or shared on other websites without obtaining consent from the author.If you encounter any issues during the download, it is possible that the publisher has removed the file from their server.
You are allowed to download the files provided on this website for personal or commercial use, subject to the condition that they are used lawfully. All files are the property of their respective owners.
The content on the website is provided AS IS for your information and personal use only. It may not be sold, licensed, or shared on other websites without obtaining consent from the author.
E N D
Presentation Transcript
Chip submission Chipix65 INFN - project
Basics principles We need to get experience with layout in 65nm (testing different solutions for same schematics) Contract CERN / TSMC JUST ARRIVED !!!! We need to be able to test asap, each solution also testable with analogue buffers Decoupling the goal of understanding the analogue front-end wrt more complex chip array Postponing a bump-bondable array to later Launching already now a more sophisticated digital logic
New strategy Need to simplify to match October dead-line NO digital on TOP Baseline: rely on analog-buffer Simple digital logic: Fabio/Luca proposal Smaller submission in fall 2014 2x2 for Analog FE (mini-asic) October 2014 2x2 for IP blocks (mini-asic) October 2014 Preparing a submission of a full 3x4mm2pixel matrix with more complex digital logic When ? Feb-2015 ? easy test
Sottomissione MINIASIC: Oct-1 1 block IP LVDS (Bg) Band-Gap (Bg, Mi) SRAM (Mi) DAC (Bari) 1 block IP VFE-analog (Torino) VFE-analog (Pv/Bg) VFE-matrix (Torino,Pv/Bg,Pisa,Milano)
Floorplan 2x2 mm2 SOLUTION 1 = 3 REGIONS This has 144 pads Also if we do 2 region of 1x2mm2 We can have 154 PADs It seems the number of PADs is not an issue
Analog FE SOLUTION 2 Torino fully analog Pavia fully analog ANALOG-1 (12X12) MATRIX (32X12) ANALOG-2 (12X12)
Analog FE SOLUTION 2 Possible to have 32x32 pixels 8 regions of 8x16 pixels Each region with possibility of analogue readout / test 27 Top PADs Region R1 Region L1 Region L2 Region R2 27 Left PADs 27 Right PADs Region L3 Region R3 Region L4 Region R4 27 Bottom PADs
Floorplan 2x2 mm2 Solution 2 - FULL AREA 108 pads 27 each side Area of 1.7x1.7 mm2
