Electronic Signal Processing and Beam Design Updates
Explore the latest developments in electronic signal processing for beam position calculation and feedback, along with updates on beam design parameters and future plans in the field.
Download Presentation
Please find below an Image/Link to download the presentation.
The content on the website is provided AS IS for your information and personal use only. It may not be sold, licensed, or shared on other websites without obtaining consent from the author. If you encounter any issues during the download, it is possible that the publisher has removed the file from their server.
You are allowed to download the files provided on this website for personal or commercial use, subject to the condition that they are used lawfully. All files are the property of their respective owners.
The content on the website is provided AS IS for your information and personal use only. It may not be sold, licensed, or shared on other websites without obtaining consent from the author.
E N D
Presentation Transcript
2024.12.02 group meeting 1 03.12.2024
MEBT EM design Test condition Current: 10&50 mA Slit width: 100 m/200 m RMS beam size [mm] Current [mA] Emittance [mm.mrad] Twiss- beta ?/? [mrad] 10 0.21 1.67 1.06 1.56 50 0.23 2.91 2.98 0.97 2 03.12.2024
MEBT EM design The Twiss parameter measurement Test condition Current: 10&50 mA Slit width: 100 m/200 m Current [mA] Emittance [mm.mrad] Twiss- beta Twiss- gamma Twiss-alpha 10 0.21 1.67 1.06 1.56 50 0.23 2.91 2.98 0.97 3 03.12.2024
MEBT EM design Test condition 50 mA Slit width: 100 m/200 m RMS beam size [mm] Current [mA] Emittance [mm.mrad] Twiss- beta ?/? [mrad] 50 0.23 1.82 1.2 1.51 4 03.12.2024
Feedback electronic signal process Digital signal process in FPGA Position calculate To sum the absolute value of the difference signal in the window, and the summation result is the oscillation position of the beam. FIR filter Update coefficient calculate revolution cycle To mitigate revolution frequency and achieve the oscillation signal 90 phase shift Delay control In order to load the feedback force in time and realize the delay adjustment at the ns level, the time advance of the D/A output is required dynamic control. With 125 MHz system clock, the delay adjustment step size of 8 ns can be achieved. Power amp Position calculate analo g Filter Amp FIR filter 5 02.06.2025
Feedback electronic signal process Filter design The tune acceptance of FIR filter is greater than notch + Hilbert filter 3 tap FIR filter is enough for feedback Design refer to LHC and SPS ADT signal processing filter Revolution cycle calculate Calculate by rf window signal interval Filter coefficient update 6 03.12.2024
Other and next plan Finish the construction of C-band EM camera Test the power amplifier Finish the paper draft in this week 7 03.12.2024
