ESSA Boot Camp at Omni Houston Hotel
The ESSA Boot Camp held in October 2016 at the Omni Houston Hotel in Texas delved into the Every Student Succeeds Act (ESSA) and its impact on education equity. The history of ESEA, NCLB reauthorization, ESEA waivers, and the enactment of ESSA were discussed to provide insight into the evolution of federal education laws in the U.S.
Uploaded on Mar 01, 2025 | 0 Views
Download Presentation
Please find below an Image/Link to download the presentation.
The content on the website is provided AS IS for your information and personal use only. It may not be sold, licensed, or shared on other websites without obtaining consent from the author.If you encounter any issues during the download, it is possible that the publisher has removed the file from their server.
You are allowed to download the files provided on this website for personal or commercial use, subject to the condition that they are used lawfully. All files are the property of their respective owners.
The content on the website is provided AS IS for your information and personal use only. It may not be sold, licensed, or shared on other websites without obtaining consent from the author.
E N D
Presentation Transcript
UDRI Logo UAV Video Image Stabilization on the SRC MAP Processor William Turri, University of Dayton Research Institute (UDRI) William.Turri@udri.udayton.edu David Pointer, SRC Computers, LLC dpointer@srccomputers.com 1
UDRI Logo Airborne Video Stabilization Processing Overview Previous Frame Feature Selection Templates Feature Tracking Coordinate Pairs Frame Motion Transform Parameters Stabilized Frame Transform Current Frame 2
UDRI Logo Performance Results 86x Performance @ 60 Watts Series H MAPProcessor 2x Altera EP2S180 FPGAs FPGA clock: 150 MHz On-Board Memory: 64 MB Global Common Memory: 2x 1 GB Nehalem i7 920 Quad Processor CPU clock: 2.67 MHz Level 2 cache: 4x 256 KB Level 3 cache: 8 MB 0.948 seconds/frame (1.06 fps) 60 Watts (1 processor) 82.238 seconds/frame (0.01 fps) 11,180 Watts (86 processors) Video frames: 2816x2112 (6 MP) 8bpp 3
UDRI Logo SRC-7 MAP Form Factors Two Altera FPGAs with 16 SRAM banks are connected to the x86-based system via the SDRAM memory bus Two 1 GB banks of DRAM 3.6 GB/s sustained throughput per port ANSI C and Fortran programming interface Tower, 2U server, or Embedded form factors 4
UDRI Logo Conclusions Research has broad applicability to other image registration algorithms Results are noteworthy for a first-pass solution We hope you will visit our poster presentation today! 5
