Exploring 8086 Addressing Modes

Exploring 8086 Addressing Modes
Slide Note
Embed
Share

Dive into the world of 8086 addressing modes with Mr. Binu Joy. Understand different types of operand access and execution methods in instruction sets. Learn about immediate, direct, register, and indirect addressing modes with practical examples. Enhance your knowledge of 8086 architecture through this insightful study.

  • 8086
  • Addressing Modes
  • Operand Access
  • Instruction Execution
  • Assembly Language

Uploaded on Mar 06, 2025 | 0 Views


Download Presentation

Please find below an Image/Link to download the presentation.

The content on the website is provided AS IS for your information and personal use only. It may not be sold, licensed, or shared on other websites without obtaining consent from the author.If you encounter any issues during the download, it is possible that the publisher has removed the file from their server.

You are allowed to download the files provided on this website for personal or commercial use, subject to the condition that they are used lawfully. All files are the property of their respective owners.

The content on the website is provided AS IS for your information and personal use only. It may not be sold, licensed, or shared on other websites without obtaining consent from the author.

E N D

Presentation Transcript


  1. Topic 6: Addressing Modes of 8086 By: Mr. Binu Joy

  2. Why study addressing modes? Addressing modes help us to understand the types of operands and the way they are accessed while executing an instruction.

  3. What are we going to study? Addressing modes We will see the types of addressing modes present in 8086. We will study each addressing mode with example.

  4. Types of addressing mode in 8086 Immediate addressing mode Intrasegment Direct Mode 1. 9. Direct addressing mode Intrasegment Indirect Mode 2. 10. Register addressing mode Intersegment Direct Mode 3. 11. Register Indirect addressing mode Intersegment Indirect Mode 4. 12. Indexed addressing mode 5. Register relative addressing mode 6. Base plus index addressing mode 7. Base relative plus index addressing 8. mode

  5. 1: Immediate addressing mode In this type of mode, immediate data is part of instruction and appears in the form of successive byte or bytes 10 ABH MOV AX,10ABH AX

  6. 2: Direct addressing mode In this type of addressing mode a 16-bit memory offset address is directly specified in the instruction as a part of it. DS is default segment register. Memory 22 33 22 33 5000 5001 MOV AX,[5000H] 5002 AX

  7. 3: Register addressing mode In this type of addressing mode, the data is stored in the register and it can be a 8-bit or 16-bit register. All the registers, except IP, may be used in this mode. 10 AB BH BL 10 AB BX MOV AL,BLH MOV AX,BXH AX FF 33 AH AL

  8. 4: Register Indirect addressing mode The address of the memory location which contains data or operand is determined in a indirect way, using the offset register. Memory 22 33 33 22 5000 AX 5001 MOV AX,[BX] 5002 BX 50 00

  9. Reflection Spot MOV [7000H],CX Q) Which addressing does instruction above belong, and why?

  10. Reflection Spot MOV [7000H],CX Q) Which addressing does instruction above belonging and why? Memory 22 33 Ans) Direct addressing mode 7000 7001 7002 CX 43 43 56 56

  11. 5: Indexed addressing mode In this addressing mode, offset of the operand is stored in one of the index registers. DS is the default segment for index register SI and DI. Memory 22 33 33 22 5000 AX 5001 MOV AX,[SI] 5002 SI 50 00

  12. 6: Register relative addressing mode In this mode, the data is available at an effective address formed by adding an 8-bit or 16-bit displacement with the content of any one of the registers BX, BP, SI and DI in the default (either DS or ES) segment. Memory 44 33 33 44 5051 AX 5052 MOV AX, 50H[BX] 5053 + 50H = 5050H 50 00 Final Index Address Offset BX

  13. 7: Base plus index addressing mode In this mode the effective address is formed by adding content of a base register (any one of BX or BP) to the content of an index register (SI or DI). Default segment register DS. 12 34 34 12 3000 AX MOV AX, [BX] [SI] 3001 3002 + = 3000H 10 00 20 00 Final Index Address SI BX

  14. 8: Base relative plus index addressing mode In the effective address is formed by adding an 8 or 16-bit displacement with sum of contents of any one of the base registers (BX or BP) and any one of the index registers, in a default segment. 12 34 34 12 3050 AX MOV AX,50H[BX][SI] 3051 3052 = 3050H Final Index Address 50H + 10 00 20 00 SI BX

  15. 9: Intrasegment Direct Mode Address to which the control or sequence of execution has to be transferred relative to IP is given along with the instruction. Control of transfer takes place within the segment. CS gives segment address. JMP SHORT LABEL for 8-bit relative displacement JMP NEAR PTR LABEL for 16-bit relative displacement

  16. 10: Intrasegment Indirect Mode Address to which the control or sequence of execution has to be transferred relative to IP is given inside a register given along with the instruction. Control of transfer takes place within the segment. CS gives the segment address. JMP [BX]; Jump to effective address stored in BX JMP [BX+5000H]

  17. 11: Intersegment Direct Mode Address to which the control or sequence of execution has to be transferred that is both segment address (CS) and offset address. Is given in the instruction. Control of transfer takes place to a different segment. JMP 5000H:2000H ;

  18. 12: Intersegment Indirect Mode Address to which the control or sequence of execution has to be transferred that is both segment address (CS) and offset address is given inside memory and its segment address is given by DS and offset is given along with instruction. Control of transfer takes place to a different segment. JMP [2000H] ; IP(LSB), IP(MSB), CS(LSB), CS(MSB) Values are stored from memory location DS:[2000H]

  19. Summery What we have learnt Different types of addressing modes present in 8086. Location of operands with respect to different addressing modes.

  20. References Advanced Microprocessors and Peripheral - By K Bhurchandi, A. K. Ray

  21. This presentation is licensed to the public Text is available under the Creative Commons Attribution-ShareAlike License

More Related Content