First Look at SOP for Belle2: Service Oriented Platform Cortex A8
Explore the Service Oriented Platform (SOP) designed as a general slow-control platform for Belle2, featuring a Cortex A8 processor, Linux OS, and various connectivity options. Project status, hardware and software updates, and sensor integration are discussed.
Download Presentation
Please find below an Image/Link to download the presentation.
The content on the website is provided AS IS for your information and personal use only. It may not be sold, licensed, or shared on other websites without obtaining consent from the author. If you encounter any issues during the download, it is possible that the publisher has removed the file from their server.
You are allowed to download the files provided on this website for personal or commercial use, subject to the condition that they are used lawfully. All files are the property of their respective owners.
The content on the website is provided AS IS for your information and personal use only. It may not be sold, licensed, or shared on other websites without obtaining consent from the author.
E N D
Presentation Transcript
A first look @ SOP for Belle2 A. Aloisio, R. Giordano Univ. of Naples Federico II and INFN Sez. di Napoli A. Anastasio, G. Tortone INFN Sez. di Napoli May. 10th, 2014
Service Oriented Platform (SOP) Cortex A8 uP @ 1GHz Linux OS (Debian) 2 GB Flash 512 MB RAM Designed as a possible general slow- control platform for Belle2 Designed for easy maintainability 3U Eurocard form factor Derived from and compatible with BeagleBoneBlack open source project by Texas Instruments 2
Front Side 2x USB device 10/100 Ethernet microSD card Monitoring LEDs Power Supply via USB (device) or 5V input Board management via an IPMI*-like interface over 10/100 Ethernet uP Reset Power cycle Loading of bootloader OS flashing uP UART0 console over Ethernet *Intelligent Platform Management Interface LEDs USB (device) Ethernet micro SD USB (host) IPMI-like over Ethernet 3
Rear Side Fully Isolated I/O: 2x I2C SPI RS232 JTAG All IOs fail proof (?) Non Isolated I/O: Digital IO On-chip ADCs On chip ADC JTAG RS232 2x I2C SPI 4
Project Status - Hardware Design of first version completed PCB manufacturing completed (10 layers) #5 PCBs delivered @ INFN Na Assembly of 4 units in progress Then tests, debug, troubleshooting, 5
Project Status - Software Linux distribution available and open-source (Debian) Software for JTAG programming of Xilinx FPGA completed and tested successfully Software for ADC read-out via I2C in progress Software for IPMI-like features in progress Hot tasks: Integration in EPICS Definition of high-level software architecture : push vs. pull publish/subscribe synchronous vs. asynchronous Network usage and role web or stand-alone GUI 6
Sensors and more Slow controls deal with 3 types of sensors Thermo-resistance Humidity Current probes Slow acquisition rate (fraction of Hz) High accuracy In Belle-II it is presently done by means of HP multi- meter with analogue mux SOP will/could be interfaced with custom Roma3 preamp, such to provide a low-performance but self- contained DAQ framework 7
Temperature Monitoring In this revision, SOP does not include peripherals. Instead, it supports protocols for remote data acquisition via field busses (I2C, SPI, JTAG, ) For temperature monitoring in Belle2, LTC2499 seems to be a perfect candidate: 24-bit, architecture 50/60 Hz line noise filter 7.5 Hz sampling Rate Direct Sensor Digitizer Direct Temperature Measurement I2C interface SOP can be directly interfaced with the DC1012A-A board available from Linear Technology for performance evaluation 8
Conclusion SOP is a self-contained platformfor the slow controls of the Belle-2 Forward Calorimeter yet, it is general enough to be deployed in other sub-detectors. Specific features can be added if needed. First prototypes available by the end June 2014 Basic software (both system & user oriented) presently under development Deployment of FPGAs (Xilinx Artix ?) will be taken into account if needed 9
