Hardware Status and Software Developments at Rice University
Explore the latest updates on hardware status and software developments at Rice University, including CCB mezzanine boards assembly, optical data transmission tests, and FPGA programming for online software access.
Uploaded on | 0 Views
Download Presentation
Please find below an Image/Link to download the presentation.
The content on the website is provided AS IS for your information and personal use only. It may not be sold, licensed, or shared on other websites without obtaining consent from the author. If you encounter any issues during the download, it is possible that the publisher has removed the file from their server.
You are allowed to download the files provided on this website for personal or commercial use, subject to the condition that they are used lawfully. All files are the property of their respective owners.
The content on the website is provided AS IS for your information and personal use only. It may not be sold, licensed, or shared on other websites without obtaining consent from the author.
E N D
Presentation Transcript
CCB to OH Tests at Rice M.Matveev Rice University May 12, 2016 1
Hardware Status (1) 10 CCB mezzanine boards fully assembled and tested - 3 mezzanines installed on CCB baseboards (TAMU, Rice, b.904) - Standalone boards shipped to TAMU (2) and Brussels - 4 mezzanines at Rice (later in summer 3 of them will be installed on CCBs for p.5) Mezzanine specification and firmware for the modified CCB are available at https://padley.rice.edu/cms/projects.html#ccbgem 2
Hardware Status (2) OH v.2b #2 at Rice - Arrived from TAMU for repair (dead QPLL). OK after replacement. - Passed optical data transmission test with PRBS-7 on FPGA control link with the commercial SFP transceiver - Connected to CCB with a 20m HDMI cable - Being used for software developments (next slide) 3
Software Developments Part of EMU online software (CCB tests) Access to 6 OHs - Read FPGA IDCODE and Status register - Read SYSMON from FPGA (voltages, core temperature) - Program FPGA (~3 min) - Program EPROM (~24 min) - Hard Reset - Set MUX bit to CCB or GBT paths for JTAG 4
