Important Multiple Choice Questions for 80386 Processor
Test your knowledge of the 80386 processor with these multiple choice questions covering topics like register values, self-tests, configuration settings, and more. Check your understanding and enhance your grasp of processor fundamentals.
Download Presentation
Please find below an Image/Link to download the presentation.
The content on the website is provided AS IS for your information and personal use only. It may not be sold, licensed, or shared on other websites without obtaining consent from the author. If you encounter any issues during the download, it is possible that the publisher has removed the file from their server.
You are allowed to download the files provided on this website for personal or commercial use, subject to the condition that they are used lawfully. All files are the property of their respective owners.
The content on the website is provided AS IS for your information and personal use only. It may not be sold, licensed, or shared on other websites without obtaining consent from the author.
E N D
Presentation Transcript
1) The EAX register holds ---------if the 80386 passed the test. a. One b. Zero c. Undefined d. none
A nonzero value in EAX after self-test indicates that the particular 80386 unit is ------ a. Faulty b. Passed the test c. Undefined d. None
3. If the self-test is not requested, the contents of EAX after RESET is---------- 1. Defined 2. Zero 3. One 4. Undefined
The ET bit of CR0 is set if -------is present in the configuration 1. 8086 2. 80387 3. 80287 4. None
5. If ET is reset, the configuration contains -------- a. 80387 b. 80287 c. No coprocessor d. Both b and c
6. The initial values of CS: IP,causes instruction execution to begin at physical address ---------- a. FFFFFFFF H b. FFFFFFF0 H c. 00000000H d. FFFF0000H
7. While switching to protection mode immediately after setting the PE flag, the initialization code flushes instruction prefetch queue by executing a ----- instruction a. CALL b. JMP c. Both d. None
8. TLBs are comprised of ____ and ____ a. stack, data b. Tag, data c. Label, data d. None
9. The length of tag is _____ bits a. 8 b. 16 c. 24 d. 32
10. The data portion of each entry contains the high-order 20 bits of the __________a. a. Physical address b. Logical address c. Linear address d. All
11. The MOV instructions that access tr6 and tr7 can only be executed at a. privilege level 0 b. privilege level 1 c. privilege level 2 d. privilege level 3
