LC-3 Assembly Language Instructions and Examples
Explore LC-3 assembly language instructions, including ADD and LOAD, along with examples and code translations. Learn about the address space, registers, and more on the LC-3 architecture.
Download Presentation
Please find below an Image/Link to download the presentation.
The content on the website is provided AS IS for your information and personal use only. It may not be sold, licensed, or shared on other websites without obtaining consent from the author. If you encounter any issues during the download, it is possible that the publisher has removed the file from their server.
You are allowed to download the files provided on this website for personal or commercial use, subject to the condition that they are used lawfully. All files are the property of their respective owners.
The content on the website is provided AS IS for your information and personal use only. It may not be sold, licensed, or shared on other websites without obtaining consent from the author.
E N D
Presentation Transcript
Peer Instruction #5: LC-3 Assembly Language
What does the assembly instruction ADD R1,R2,R1 do? A. Add R1 to R1, store in R2 B. Add R2 to R2, store in R2 C. Add R1 to R2, store in R2 D. Add R2 to R1, store in R1 E. None of the above
What operation does the assembly instruction 0x3206 specify? A. LD load from memory B. RET return from subroutine C. JSR jump to subroutine D. ST store to memory E. None of the above
Which instructions require the Evaluate Address cycle during instruction processing on the LC-3? A. Load (LD) B. Store (ST) C. Branch (BR) D. Jump (JMP) E. All of the above
What is the address space (number of locations), addressability (number of bits), and number of registers on the LC-3. A. 216, 8, 8 B. 216, 16, 16 C. 216, 32, 16 D. 232, 32, 8 E. None of the above
Translate the LC-3 instruction 0x1263 into LC-3 assembly code: A. ADD R0,R1,#3 B. ADD R1,R1,#3 C. ADD R0,R1, R3 D. ADD R1,R0, R3 E. None of the above
Translate ADD R3,R2,R1 from assembly code into an LC-3 instruction: A. 0x1681 B. 0x1682 C. 0x5681 D. 0x5682 E. None of the above
Build an instruction that loads a value from memory, four addresses after the instruction, into R5. A. 0x2A03 B. 0x2A04 C. 0x2503 D. 0x2504 E. None of the above
