TI Confidential: Display Control Procedures for TLC6C5748-Q1
This content delves into the intricate procedures and controls associated with the TLC6C5748-Q1 display module, such as data input, shift clocking, latch mechanisms, current output tuning, data latching, dimming control, and more. It provides a detailed insight into the technical aspects of the display module operation and configurations.
Download Presentation
Please find below an Image/Link to download the presentation.
The content on the website is provided AS IS for your information and personal use only. It may not be sold, licensed, or shared on other websites without obtaining consent from the author.If you encounter any issues during the download, it is possible that the publisher has removed the file from their server.
You are allowed to download the files provided on this website for personal or commercial use, subject to the condition that they are used lawfully. All files are the property of their respective owners.
The content on the website is provided AS IS for your information and personal use only. It may not be sold, licensed, or shared on other websites without obtaining consent from the author.
E N D
Presentation Transcript
TLC6C5748-Q1 program procedure 1 TI Confidential NDA Restrictions
TLC6C5748-Q1 interface Whole data for one frame SIN: Serial data input for the 769-bit common shift register SCLK: Serial data shift clock, SIN data is shifted to internal common register at the rising edge. LAT: LAT is used to latch the data to control data or GS register to display. GSCLK: Reference clock for the grayscale (GS) PWM control for all outputs. Low for GS data, high for control data Shift 769 bits data and input LAT pulse 2 TI Confidential NDA Restrictions
Max Current & Dot Correction MC: Coarse current output tuning for all channels DC: Fine current output tuning for individual channel (e.g, edge & corner) 3 TI Confidential NDA Restrictions
Data Write Grayscale (GS) Data Control Data The GS data latch is 768 bits long, and sets the PWM timing for each constant-current output. The control data latch is 371 bits long. The data latch contains dot correction (DC) data, maximum current (MC) data, global brightness control (BC) data, and function control (FC) data. 4 TI Confidential NDA Restrictions
Data Read SID Data The SID data is 96 bits long. The data latch contains LOD data and LSD data. 5 TI Confidential NDA Restrictions
Daisy Chain Operation - Write 6 TI Confidential NDA Restrictions
Daisy Chain Operation - Read 7 TI Confidential NDA Restrictions
PWM dimming Enhanced Spectrum (ES) PWM Control Conventional PWM Control In this PWM control, the total display period is divided into 128 display segments. Each display segment has a maximum of 512 GSCLKs. If GS=100, for the first 100 rising edges of GSCLK, the channel turns on and then off until 65535 GSCLKs. 8 TI Confidential NDA Restrictions
