Understanding RISC Processor Architecture and Advantages

RISC Architecture Marks 18 Visit for more Learning Resources Visit for more Learning Resources

Basic Features of RISC Processor RISC (Reduced Instruction Set Computer) is a type of microprocessor architecture that utilizes a small, highly- optimized set of instructions, rather than a more specialized set of instructions often found in other types of architectures. 1. Simple Instruction Set: In RISC machines, the instruction set contains simple basic instructions can be composed. These instructions with less latency are proffered.

2. Same length Instruction: each instruction is f same length, so that it may be fetched in single operation. The traditional microprocessors from intel or Motorola support variable length instructions. 3. Single Machine Cycle: Most instructions complete in one machine cycle, which allows the processor to handle several instructions at a same time. RISC processors have unity CPI (Clock per instruction), which is due to optimization of each instruction on the CPU and pipelining is embedded in RISC processor.

4. Pipelining: Usually massive pipelining is embedded in a RISC. The pipelining is key to speed up RISC machine. 5. Very few address modes and format: Unlike the CISC processors, where the number of addressing modes are very high. In RISC processors the addressing modes are much less and it supports few formats. 6. Large number of Registers: the RISC design philosophy generally incorporates a large number of registers to prevent in large amount of interactions with memory.

7. Micro-Coding is not require: Unlike in SISC machine, in RISC architecture, instruction micro- coding is not required. This is because of the availability of a set of simple instructions and simple instructions may be easily built into hardware. 8. Load and Store architecture: the RISC arch. Is primarily a LOAD and STORE archit., implying that all the memory accesses take place using Load and Store type operation.

Advantages of RISC Processor Higher- level language compilers are used to generate more efficient code as used the smaller set of instructions which is found in a RISC computer. Superscalar RISC processor gives 2-4 times the better performance as compare to CISC processors with the same clock rates as a simplified instruction set allows a pipelined. The instruction set of RISC processor requires much less chip space for additional functions, such as MMU.

Smaller manufacturer to integrate more functional parts on single silicon chip, which will lower the per-chip cost. All instructions are executed in a single cycle hence have a faster execution time. chips size give a processor

Hybrid Architecture-RISC & SISC State of processor For more detail contact us For more detail contact us