Voltage Translation Clamps for High-Speed Direction Control
Advantageous voltage translation clamps provide high-speed direction control with low distortion. Capable of level shifting from 1V to 5V range, these clamps support bi-directional I2C translation, GTL to TTL/LVTTL translation, and open-drain/push-pull interface. Explore TVC structures and passive bi-directional translator clamps for versatile design options.
Download Presentation
Please find below an Image/Link to download the presentation.
The content on the website is provided AS IS for your information and personal use only. It may not be sold, licensed, or shared on other websites without obtaining consent from the author.If you encounter any issues during the download, it is possible that the publisher has removed the file from their server.
You are allowed to download the files provided on this website for personal or commercial use, subject to the condition that they are used lawfully. All files are the property of their respective owners.
The content on the website is provided AS IS for your information and personal use only. It may not be sold, licensed, or shared on other websites without obtaining consent from the author.
E N D
Presentation Transcript
Voltage Translation Clamps Standard Logic ASIA MARKETING DEVELOPMENT Samuel Lin s-lin9@ti.com 2012/Q1 1
Advantage With Voltage Clamp High Speed Translation Direction Control Unnecessary Low Ron for less distortion With 5V Supply, it can level shift 1V to 5V range on the Input/Outputs Bi-directional I2C Translation. GTL to TTL/LVTTL Translation Open Drain/Push Pull Interface 2
TVC Structures #1 VCC=5V 200k A IO : non-open drain B IO : non-open drain VREF A1 B1 VPullup Output 0 V to VREF(no pullup) 0V to Vpullup(pull up) A2 Input: 0V to 5V B2 Input 0 V to VREF(no pullup) 0 V to Vpullup(pull up) Output 0V to VREF(no pullup) 3
TVC Structures #2 VCC=5V 200k A I/O : non-open drain B I/O : open drain VREF A1 B1 VPullup Output 0 V to Vpullup A2 Input: 0V to 5V B2 Input 0 V to Vpullup Output 0V to VREF 4
TVC Structures #3 VCC=5V 200k A I/O : open drain B I/O : non-open drain VREF A1 B1 Vref VPullup Output 0 V to VREF(no pullup) 0V to Vpullup(pull up) A2 Input: 0V to VREF B2 Input 0 V to VREF(no pullup) 0 V to Vpullup(pull up) Output 0V to VREF 5
TVC Structures #4 VCC=5V 200k A I/O : open drain B I/O : open drain VREF A1 B1 Vref VPullup Output 0 V to Vpullup A2 Input: 0V to VREF B2 Input 0 V to Vpullup Output 0V to VREF 6
Typical Design Examples Passive Bi-Directional Translator Clamps. Pin Gate must use 200k Pull Up to Vcc, which must be higher than VREF minimum 1V to turn on the FET. VREF would cut-off all A-Port Output to maximum level. A-Port has 5V input tolerant,need pull up when open drain B-Port is flexible to desired Logic Voltage Level which depends on pull up Vcc.
Example of Unique Up Translator VCC=3.3V VCC=3.3V 200k 200k 1.2V 1.2V A1 B1 A1 B1 Clamp to 3.3V 3.3V 1.2V 1.2V 3.3V A2 CMOS LOGIC B2 A2 OPEN DRAIN B2 1.2V CMOS TO 3.3V CMOS/OPEN DRAIN 1.2V CMOS TO 3.3V CMOS 10
Example of Unique Down Translator VCC=3.3V VCC=3.3V 200k 200k 1.2V 1.2V A1 B1 A1 B1 3.3V 3.3V Clamp to 1.2V 1.2V 3.3V A2 CMOS LOGIC B2 A2 OPEN DRAIN B2 12
