DC56 R&D Goals and Schedule Review
Explore DC56 R&D goals, schedule, and status as presented in the review by IhnJea Choi, focusing on building the DC56 group, evaluating front end electronics, and studying improvements based on DC4 technology experience. Milestones and activities include team familiarization, chamber construction, performance evaluation, and potential enhancements for detector frames and graphite coating stability.
Download Presentation
Please find below an Image/Link to download the presentation.
The content on the website is provided AS IS for your information and personal use only. It may not be sold, licensed, or shared on other websites without obtaining consent from the author. If you encounter any issues during the download, it is possible that the publisher has removed the file from their server.
You are allowed to download the files provided on this website for personal or commercial use, subject to the condition that they are used lawfully. All files are the property of their respective owners.
The content on the website is provided AS IS for your information and personal use only. It may not be sold, licensed, or shared on other websites without obtaining consent from the author.
E N D
Presentation Transcript
DC56 R&D Goals, Schedule and Status IhnJea Choi COMPASS DC56 Review 14/11/2012 11/14/12 IhnJea Choi 1
DC56 R&D Goals DC56 relies on well-known DC4 technology 1) Build DC56 group at ACU and UIUC and familiarize DC56 team with DC4 technology 2) Prepare wire chamber construction at UIUC and FNAL 3) Evaluate performance of DC56 front end electronics 4) Study possible improvements of DC4 technology for DC56 based on experience with DC4 in COMPASS 11/14/12 IhnJea Choi 2
DC56 R&D Goals 1) Build DC56 group at ACU and UIUC and familiarize DC56 team with DC4 technology 2) Prepare wire chamber construction at UIUC and FNAL - Build two prototypes DC56 A and B at UIUC - Acquire prototype DC4 from CEA Saclay - Setup clean room and cosmic ray test stand at UIUC - Prepare and carry out beam tests at FNAL - Learn to use wire winding machine at FNAL Lab6 - Evaluate PC-board/G10 milling facility at FNAL Lab8 11/14/12 IhnJea Choi 3
DC56 R&D Goals 3) Evaluate performance of DC56 front end electronics - The CMAD chip test board from INFN will be tested with a) MWPC PA06 at COMPASS (Nov. 2012) (study noise level, threshold settings) - The DC56 FEE prototype from Academia Sinica(IPAS) will be tested with a) Proto. DC56-A at CERN (Dec. 2012) b) Proto. DC4 and Proto. DC56-B at FNAL ( April June 2013 ) (study noise level, timing resolution, position resolution, efficiency using test beam and reference detectors with high position resolution) - Manpower for FEE test Cosmic ray test : UIUC DC56 FEE prototype test : INFN + Academia Sinica + CEA Saclay + UIUC Beam Test at FNAL : ACU + UIUC + Academia Sinica 11/14/12 IhnJea Choi 4
DC56 R&D Goals 4) Study possible improvements of DC4 technology for DC56 based on experience with DC4 in COMPASS a ) Strength of mechanical support for detector frames b ) Stability of graphite coating on cathode plane - Evaluate re-analysis of mechanical strength. (Dec. 2012 ~ March 2013) Bartoszek Engineering and engineering from CEA Saclay - Study graphite coating procedures for cathode plane a) explore graphite coating technology from MPI Munich used in several wire chambers (P0~8, PB9,10,11 in COMPASS, E665 at FNAL and NMC+SMC at CERN) b) use for prototypes DC56-A and B (This already has started ) c) analyze chamber wires after operating for several months under radiation to test for carbon deposition and diameter of wires DC4 will be taken to CEA Saclay for anode wire replacement. (2013) UIUC staff will participate in the DC4 repair at CEA Saclay. 11/14/12 IhnJea Choi 5
DC56 R&D Schedule Milestones: Jan Feb Mar April May June July Aug Sep Oct Nov Dec R1 Completion of prototypes DC56-A and B R2 Graphite stability test Cosmic ray test at UIUC Proto. DC56-A Design & Assembly 2 0 1 2 Proto. DC56-B D&A DC56 design R3 Beam test at FNAL 1st FEM prototype asdfadsfas dfasdfasdf asdfasdfas R1 CMAD Chip test @ INFN df Prototype DC56 A (UIUC) R2 Test at CERN Graphite stability test D & A 2 0 1 3 DC56 construction Prototype DC56 B (UIUC) DC56 design @UIUC/Saclay 2nd FEM prototype 1st and 2nd DCM FEE test FEE mass production DC56 FEE prototype (IPSA) Beam Test at FNAL R3 11/14/12 IhnJea Choi 6
Milestones Completion of prototypes DC56-A and B (March 2013) Beam test at FNAL (July 2013) Graphite stability test (July 2013) 11/14/12 IhnJea Choi 7
DC56 R&D Status 11/14/12 IhnJea Choi 8
INFN FEE board for CMAD chip test (INFN, Torino - M. Chiosso, A. Maggiora) CMAD chip test CMAD chip CMAD chip CMAD board + Readout board Tests will be carried out using COMPASS PA06 starting this week 11/14/12 IhnJea Choi 9
Lab6, Lab8 at FNAL LAB 8 CMS CSC LAB 6 LAB 8 Wire winding machine at LAB6 in FNAL PC-board/G10 milling facility at LAB8 in FNAL Started negotiating the use of these facilities LAB 6 11/14/12 IhnJea Choi 10
Clean Room at UIUC For prototype DC56A and B assembly Air In -Two filtered fans keep blowing air into the clean room - Gowning area - Assembly area - Flexible plastic strip door Air Out Gowning area Assembly area Flexible plastic strip door 11/14/12 IhnJea Choi 11
Prototype DC56-A Design Prototype DC56-A Pedro Montuenga(UIUC) (2) Cathode plane (Kapton(Orange) + carbon(Black)) (3) Sense wires (20um), ~ +2kV (Luma W-Rh3%-Au plated) 50 cm long (4) Field wires (100um), -300V (Luma 681 W-Rh3%-Au plated) (1) Gas Window (Aluminized foil) (5) Top Al frame (7) O-ring (6) Top G10 frame (spacer) 6/16 inch (~9.5 mm) 6/16 inch (~ 9.5mm) (8) Mixed Gas : CF4 5%, C2H6 50%, Argon 45% 11/14/12 IhnJea Choi 12
Prototype DC56-A Assembly Clean Room Gas window with Al frame Aluminized foil and frame Cathode plane with G10 spacer Assembly Graphite coating Cathode plane G10 with cathode Prototype DC56-A Wires and assembly 11/14/12 IhnJea Choi 13 Sense/Field wire
Prototype DC56-A Completed DC56 Prototype Assembly Gas Leak Test - (Total volume ~8 liters) Leak rate ~ 1cc/min 8 channels connected to LEMO cables 2 HV cables for sense and field wires 100 k Ohm resistor, 1800 pF capacitance 2 wires connected each cathode plane o o o o HV Test (Current monitoring) < 1 nA at 1kV 11/14/12 IhnJea Choi 14
Prototype DC56-A vs. B Prototype DC56-A Prototype DC56-B Pedro Montuenga(UIUC) Pedro Montuenga(UIUC) 2 Planes 163 cm long 1 Plane 50 cm long 6/16 inch (~ 9.5mm) One anode plane, 8 wires, 50cm long 2 planes, 16 wires/plane, 163cm, shielding between planes with Al-foil 11/14/12 IhnJea Choi 15
SEM Picture of Sense Wire Material Science Lab at UIUC (7/2012) LUMA - 25um sense wire, Gold-plated Tungsten Sense wires will be surveyed after running for several months under radiation exposure. Wire samples will be tested at Material Science at UIUC. 11/14/12 IhnJea Choi 16
GARFIELD Simulation - Ran Bi (UIUC) 10GeV/c muon track Drift chamber layout Cathode plane -1800 V Field Wire Sense wire e/ion Drift Lines Field wire -1800 V Sense wire 0 V [cm] Signal Shape Cathode plane -1800 V Mixed Gas : CF4 5%, C2H6 50%, Argon 45% [ns] 11/14/12 IhnJea Choi 17
Drift Velocity - Garfield Simulation Ran Bi (UIUC) 10 GeV/c muon Drift time vs. distance Drift Velocity DC04 Alignment data from A.Magnon Y-axis X-axis Y-axis X-axis Drift Velocity (Vertical direction) ~ 60 um/ns Drift time vs distance (Horizontal direction) ~ 60 um/ns 11/14/12 IhnJea Choi 18
Position Resolution vs. Charge Threshold - Garfield Simulation, Ran Bi (UIUC) Position resolution vs. nth electron 200um Arrival time distribution of 5th e x 5th ~ 6th e Position resol. vs. nth electron and accumulated charge RMS t 200um Dx=c Dt C = drift velocity Studying resolutions with changing HV and geometry 11/14/12 IhnJea Choi 19
Cosmic Ray Test with First Prototype DC56-A 11/14/12 IhnJea Choi 20
Cosmic Ray Test Stand at UIUC This cosmic ray test stand was used for RPC R&D. Limited position resolution (~2mm) We are waiting for beam tests at FNAL starting in April 2013. Meanwhile, modify cosmic ray test stand to test prototypes DC56-A and B at UIUC Top big Scintillator (Trigger) proto. DC56-A y Small Scintillator (Trigger) x3 y2 x2 DC4 DC0 DC1 Tracking position resolution (~2mm) (prototype DC56-A resolution ~ 0.2mm) Drift Chambers tor tracking muon y1 x1 DC2 DC3 X axis Y axis Bottom Big Scintillator (Trigger) Cosmic muons projected on the area of prototype DC56-A Test Stand Layout Cosmic Ray Test Stand at UIUC 11/14/12 IhnJea Choi 21
Radiographs From cosmic ray test stand at UIUC proto. DC56-A x Y Ch0 Ch2 Ch3 Ch1 Y [cm] across the wire ch7 ch0 Ch6 Ch4 Ch7 Ch5 X [cm] X [cm] along the wire 11/14/12 IhnJea Choi 22
Efficiency vs. Distance from sense wire Ch0 Ch1 Ch2 Ch3 Efficiency sense wire -0.5 cm 0.5 cm 0 Ch5 Ch6 Efficiency Ch7 Ch4 The low efficiencies of channels 5,6 were caused by poor cable connections. Detailed measurements of efficiency vs. position resolution will be carried out with test beam at FNAL. 11/14/12 IhnJea Choi 23
Time Spectrum and Efficiency vs. HV DC04 x1,x2 planes from A. Magnon Efficiency vs. High Voltage [kV] Proto. DC56-A TDC distribution All channels Efficiency Counts ~75ns 1 bin = 50ps kV Distance from field to sense wire : 3/16 inch (~ 4.7mm) Drift Velocity : ~ 62um/ns (60um/ns from Garfield simulation) In absence of DC56 FEE from IPAS, we are currently limited by low gain preamp Mixed Gas : CF4 5%, C2H6 50%, Argon 45% 11/14/12 IhnJea Choi 24
Summary Presented DC56 R&D plans, schedule and status Detailed performance evaluation of DC56 prototypes and DC56 FEE will be obtained from test beam measurements at FNAL Aim to complete R&D by July 2013 as input to preproduction review of DC56 project 11/14/12 IhnJea Choi 25
