HV/HR-CMOS Introduction at Genova - March 12, 2015

introduction new introduction new n.w
1 / 5
Embed
Share

Explore the HV/HR-CMOS introduction at Genova with activities including STM chip test, pixel design, and AIDA2020 project details. Follow the progress of this cutting-edge technology development as presented on March 12, 2015, by G. Darbo from INFN/Genova.

  • HV/HR-CMOS
  • Genova
  • Introduction
  • STM chip
  • AIDA2020
rayaanacharya
stor_738 Follow

Uploaded on | 0 Views

Download Presentation

Please find below an Image/Link to download the presentation.

The content on the website is provided AS IS for your information and personal use only. It may not be sold, licensed, or shared on other websites without obtaining consent from the author. If you encounter any issues during the download, it is possible that the publisher has removed the file from their server.

You are allowed to download the files provided on this website for personal or commercial use, subject to the condition that they are used lawfully. All files are the property of their respective owners.

Download Presentation

The content on the website is provided AS IS for your information and personal use only. It may not be sold, licensed, or shared on other websites without obtaining consent from the author.

E N D

Presentation Transcript

  1. Introduction & New Introduction & New HV/HR-CMOS at Genova Genova L204 & Vidyo 12 March 2015 G. Darbo INFN / Genova Indico agenda: https://agenda.infn.it/conferenceDisplay.py?confId=9386 o Genova, 12 March 2015 HV/HR-CMOS at Genova - Introduction G. Darbo INFN / Genova

  2. STM Chip STM Chip Test chip with 8 pixel (250x50 m2) submitted at STM in December 2014 22 I/O and Power/Ground pads 1 x 2 mm2area The chips will be back on week 26 (June), delayed by 2 months from April date. 2 Genova, 12 March 2015 HV/HR-CMOS at Genova - Introduction G. Darbo INFN / Genova

  3. Pixel Design Pixel Design Design from original Ivan Peric chip N-well detecting element, whole pixel inside n-well, AC coupled, folded cascode 2-stage amplifier with output buffer (maximum load for testing 1pF). Test board in design at Milano. 50 m 250 m 3 Genova, 12 March 2015 HV/HR-CMOS at Genova - Introduction G. Darbo INFN / Genova

  4. STM Chip STM Chip - - Activities Activities Design @ Cadence Cadence software and STM PDK are installed in Genova on a Virtual Linux machine (2 cores, 8GB, 500 + 50 GB) We have the design from Hitesh and Valentino running. Quite well understanding of the design ! Plans for the test We plan to test and compare with simulation the pixels Measure depletion depth with TCT (transient current technique) using the IR laser Measure performance with source and laser We have almost all needed hardware we want to buy some Charge/Voltage amplifier and shaper. In contact with Malte to collaborate and with Gian-Franco to share experience also on 3D sensors 4 Genova, 12 March 2015 HV/HR-CMOS at Genova - Introduction G. Darbo INFN / Genova

  5. AIDA2020 AIDA2020 Project approved on January Funding will come available in June Foreseen a kick-off meting on June 3-5 Our main task in AIDA (as beneficiary) is HV-CMOS hybridization There are other two beneficiaries: Barcelona (Sebastian Grinstein) and Liverpool (Gianluigi Casse) http://aida2020.web.cern.ch 5 Genova, 12 March 2015 HV/HR-CMOS at Genova - Introduction G. Darbo INFN / Genova

Related


CMOS Comparators and Dynamic Comparators in Electronics

CMOS Comparators and Dynamic Comparators in Electronics

adolfo
CMOS Layers and Interconnect Design in Semiconductor Manufacturing

CMOS Layers and Interconnect Design in Semiconductor Manufacturing

izara
Transimpedance Amplifiers in CMOS Technology for Optical Communications at 40 Gb/s

Transimpedance Amplifiers in CMOS Technology for Optical Communications at 40 Gb/s

iser414
Genoa Smart City Strategy: Leveraging ICT for Sustainable Urban Development

Genoa Smart City Strategy: Leveraging ICT for Sustainable Urban Development

lhorv
Beam Test Results with BCM and TowerJazz CMOS F9 Weekly

Beam Test Results with BCM and TowerJazz CMOS F9 Weekly

yas_la
CMOS Electrical Characteristics for INEL4207

CMOS Electrical Characteristics for INEL4207

ciennac
Analysis of MBSHC Report to IRCC11 and Discussion Highlights

Analysis of MBSHC Report to IRCC11 and Discussion Highlights

lego_man
Recap of Capital Requirement Compliance by CMOs

Recap of Capital Requirement Compliance by CMOs

zarielsc
Overview of CMOS Process in Microelectronic Design

Overview of CMOS Process in Microelectronic Design

humphries_m
NMOS Transistors in CMOS Logic Circuits

NMOS Transistors in CMOS Logic Circuits

sder
CMOS Chip Testing: Need, Principles, Strategies

CMOS Chip Testing: Need, Principles, Strategies

joli540
CMOS Comparator

CMOS Comparator

jawa_619
International Hydrographic Organization IRCC-11 Meeting Report

International Hydrographic Organization IRCC-11 Meeting Report

macarthur_m
SIS20: CMOS ASIC for Solar Irradiance Sensors on Mars Surface

SIS20: CMOS ASIC for Solar Irradiance Sensors on Mars Surface

dann
CMOS Amplifiers: Types, Analysis, & Applications

CMOS Amplifiers: Types, Analysis, & Applications

taman
CMOS Comparators

CMOS Comparators

doak531
Overview of CMOS Comparators and Offset Cancellation

Overview of CMOS Comparators and Offset Cancellation

dmesl
Design of CMOS Two-Stage Op-Amp Bias Currents

Design of CMOS Two-Stage Op-Amp Bias Currents

adeva
Image Sensors: How They Work and Comparison of CCD vs CMOS

Image Sensors: How They Work and Comparison of CCD vs CMOS

jono190
Analog Integrated Design in CMOS Technology - Course Overview

Analog Integrated Design in CMOS Technology - Course Overview

arlingt
CMOS VLSI Design: Layout, Fabrication, and Logic Design Overview

CMOS VLSI Design: Layout, Fabrication, and Logic Design Overview

daw_bo
CMOS Common Source Amplifier Region III Voltage Transfer Characteristics

CMOS Common Source Amplifier Region III Voltage Transfer Characteristics

demaree_a

More Related Content